1480A LS/FS/HS USB Protocol Analyzer Technical Specifications. |
Dimensions / Weight |
4.90” x 4.10” x 1.4” / 8.8oz (125 x 105 x 35 mm / 250g) |
Analysis PC Requirements |
32-bit (x86) and 64-bit (x64) Windows versions (XP SP2 or newer). Pentium 4 or faster CPU is recommended. |
Supported USB Standards |
USB 1.0, USB 1.1, USB 2.0, OTG 1.3. |
Supported USB Speeds |
The 1480A automatically detects device connection in high speed (480 Mbps), full speed (12 Mbps), and low speed (1.5 Mbps).
Note: HS Devices are initially connected as FS devices. Only after successfully having completed the Device and Host Chirp Sequences do HS-capable devices enter HS mode. The 1480A fully supports automatic detection of both Device and Host Chirp. |
Maximum recorded data length |
Unlimited. Only the available disk and memory of the Analysis PC limits how much data can be captured and analyzed. |
Built in FIFO buffer |
32 MB. The FIFO buffer is used to smooth out the data stream captured from the Link Under Test. Note that the FIFO buffer will fill up if the Analysis PC is unable to read out data fast enough from the 1480A. In this case, the recording will automatically stop and the PC application will display the captured data up until the point where the FIFO filled up. |
Analysis PC Interface |
USB 2.0 Type "B" Connector |
Link Under Test Interface |
USB 2.0 Type "A" and "B" Connectors. |
LED Indicators |
- Host Power: Indicates when the 1480A unit is powered and the Analysis PC Device Drivers have been installed.
- Link Power: Indicates that the Link Under Test is powered by the Host.
- Link Activity: Indicates when link activity is detected.
|
Captured bus events and packets |
All bus activity down to the smallest detail is captured and stored into the .usb file when recording. The 1480A Software displays all the captured information from the lowest link level up to the highest protocol level. In addition the VBus voltage is continuously monitored and stored in the capture file.
For detailed information of the captured data, please see the datasheet for the NXP ISP1505A USB Transceiver.
|
Displayed Bus Events |
LS Device Connection, FS Device Connection, HS Device Connection, Device Reset, Device Chirp, Host Chirp, Device Disconnection, HS Idle, Keep-Alives, OTG Session Request Protocol, OTG Host Negotiation Protocol and OTG VBus events.
|
Displayed Packets. |
SETUP, IN, OUT, SOF, DATA0, DATA1, DATA2, MDATA, ACK, NAK, NYET, STALL, PING, SPLIT, PRE.
|
Displayed Transactions. |
SETUP Transaction, IN Transaction, OUT Transaction, PING Transactions, SPLIT Transactions. |
Decoded Device Requests |
CLEAR_FEATURE, SET_FEATURE, SET_ADDRESS, GET_DESCRIPTOR, SET_DESCRIPTOR, GET_STATUS, GET_CONFIGURATION, SET_CONFIGURATION, GET_INTERFACE, SET_INTERFACE, SYNCH_FRAME.
Note: All Device Requests are captured and displayed but only standard Device Requests are decoded. I.e., non-standard Device Requests (not listed above) will be displayed in hexadecimal form. |
Decoded Descriptors |
Device Descriptor, Configuration Descriptor, Interface Descriptor, Endpoint Descriptor, String Descriptor, Device_Qualifier Descriptor, Other_Speed_Configuration Descriptor and OTG Descriptor.
Note: Class-specific descriptors are currently not decoded but instead displayed in hexadecimal form. Class Decoders, sold separately when available, will fully decode related class-specific descriptors. |
Packet Integrity Checked |
- Token Packets: PID and CRC-5 errors are flagged as invalid.
- Data Packets: CRC-16 errors are flagged as invalid.
|